Cited 0 time in
Multi-Phase Frequency Divider Generator with Process-Independent Automation
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Jang, Jihoon | - |
| dc.contributor.author | Jeong, Heedo | - |
| dc.contributor.author | Han, Jaeduk | - |
| dc.date.accessioned | 2024-11-28T13:31:35Z | - |
| dc.date.available | 2024-11-28T13:31:35Z | - |
| dc.date.issued | 2023-10 | - |
| dc.identifier.issn | 2163-9612 | - |
| dc.identifier.issn | 2472-9655 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/196663 | - |
| dc.description.abstract | This work presents an automatic circuit generator for multi-phase frequency dividers. The schematic and layout generator scripts are parameterized, allowing users to customize the number of output phases, the number of fingers, and the arrangement of the physical layout. It increases design flexibility, satisfying a wide range of user requirements and specifications. The proposed generator has been successfully validated by generating DRC-and-LVS clean physical layouts in both 40-nm and 28-nm CMOS processes. | - |
| dc.format.extent | 2 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
| dc.title | Multi-Phase Frequency Divider Generator with Process-Independent Automation | - |
| dc.type | Article | - |
| dc.publisher.location | 미국 | - |
| dc.identifier.doi | 10.1109/ISOCC59558.2023.10396246 | - |
| dc.identifier.scopusid | 2-s2.0-85184807946 | - |
| dc.identifier.wosid | 001169439300060 | - |
| dc.identifier.bibliographicCitation | Proceedings - International SoC Design Conference 2023, ISOCC 2023, pp 129 - 130 | - |
| dc.citation.title | Proceedings - International SoC Design Conference 2023, ISOCC 2023 | - |
| dc.citation.startPage | 129 | - |
| dc.citation.endPage | 130 | - |
| dc.type.docType | Proceedings Paper | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.subject.keywordPlus | Computer aided design | - |
| dc.subject.keywordPlus | Frequency dividing circuits | - |
| dc.subject.keywordPlus | Integrated circuit manufacture | - |
| dc.subject.keywordPlus | Timing circuits | - |
| dc.subject.keywordAuthor | automation of circuit design | - |
| dc.subject.keywordAuthor | clock divider | - |
| dc.subject.keywordAuthor | design automation | - |
| dc.subject.keywordAuthor | frequency divider | - |
| dc.subject.keywordAuthor | LAYGO2 | - |
| dc.identifier.url | https://ieeexplore.ieee.org/document/10396246 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
