Detailed Information
Cited 0 time in 
Cited 0 time in 
Cited 0 time in
Metadata Downloads
Memory data reorganization for performance improvement of HEVC DCT
- Issue Date
- Jan-2014
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Keywords
- ASIP; DCT; HEVC; Memory reorganization; Parallelization; Partial butterfly
- Citation
- 13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings, pp 1 - 2
- Pages
- 2
- Indexed
- SCOPUS
- Journal Title
- 13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings
- Start Page
- 1
- End Page
- 2
- ISSN
- 0000-0000
- Abstract
- DCT is the main performance bottleneck of the HEVC because it has a lot of repeated operations. Performance of the DCT can be improved by executing these repeated operations in parallel. However, memory operations to access the required data limit performance improvements of the parallelization. In this paper, we parallelize the DCT by using the ASIP developed in our previous work and propose an efficient memory data reorganization scheme to achieve further performance improvements of DCT parallelization.
- Files in This Item
- Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.