Cited 0 time in
Unveiling the Hybrid-Channel (poly-Si/IGO) Structure for 3D NAND Flash Memory for Improving the Cell Current and GIDL-Assisted Erase Operation
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Choi, Su-Hwan | - |
| dc.contributor.author | Sim, Jae-Min | - |
| dc.contributor.author | Shin, Jeongmin | - |
| dc.contributor.author | Ryu, Seong-Hwan | - |
| dc.contributor.author | Hwang, Taewon | - |
| dc.contributor.author | Lim, So Young | - |
| dc.contributor.author | Oh, Hye-Jin | - |
| dc.contributor.author | Kwag, Jae-Hyeok | - |
| dc.contributor.author | Lee, Jun-Yeoub | - |
| dc.contributor.author | Song, Ki-Cheol | - |
| dc.contributor.author | Lee, Yeonhee | - |
| dc.contributor.author | Song, Minju | - |
| dc.contributor.author | Kim, Junghwan | - |
| dc.contributor.author | Park, Chang-Kyun | - |
| dc.contributor.author | Song, Yun-Heub | - |
| dc.contributor.author | Park, Jin-Seong | - |
| dc.date.accessioned | 2026-07-15T07:30:15Z | - |
| dc.date.available | 2026-07-15T07:30:15Z | - |
| dc.date.issued | 2025-05 | - |
| dc.identifier.issn | 2688-4062 | - |
| dc.identifier.issn | 2688-4062 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/219185 | - |
| dc.description.abstract | Oxide semiconductors (OSs) are promising materials for NAND flash memory, offering the advantages of high field-effect mobility and superior large-area uniformity but suffering from low thermal stability, trade-off between mobility and stability, and the impossibility of the erase operation. To address these drawbacks, herein a hybrid-channel structure comprising heterostacked poly-Si and In–Ga–O (IGO) is developed. IGO is used as the main channel to achieve thermal stability above 800 °C, and the fabrication process is optimized to achieve superior electrical properties (μFE = 103.66 cm2 V−1 s−1, subtreshold swing = 96 mV decade−1) and reliability (0.07 V positive shift during the positive bias temperature stress of 3 MV cm−1 at 100 °C for almost 3 h). Poly-Si is used to generate the gate-induced drain leakage current and enable the erase operation. The developed structure is used to fabricate 2D planar and three-layer stacked 3D NAND flash memories. The superior electrical properties (μFE = 116.08 cm2 V−1 s−1, Ion = 4.73 μA μm−1) and deviations of the hybrid-channel NAND memory are comparable with those of its OS-channel counterpart. The use of the hybrid-channel structure in the NAND memories enables the realization of the erase operation with a large memory window (≈3.60 V). | - |
| dc.format.extent | 10 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | WILEY-V C H VERLAG GMBH | - |
| dc.title | Unveiling the Hybrid-Channel (poly-Si/IGO) Structure for 3D NAND Flash Memory for Improving the Cell Current and GIDL-Assisted Erase Operation | - |
| dc.type | Article | - |
| dc.publisher.location | 독일 | - |
| dc.identifier.doi | 10.1002/sstr.202400495 | - |
| dc.identifier.scopusid | 2-s2.0-85212924345 | - |
| dc.identifier.wosid | 001382768900001 | - |
| dc.identifier.bibliographicCitation | SMALL STRUCTURES, v.6, no.5, pp 1 - 10 | - |
| dc.citation.title | SMALL STRUCTURES | - |
| dc.citation.volume | 6 | - |
| dc.citation.number | 5 | - |
| dc.citation.startPage | 1 | - |
| dc.citation.endPage | 10 | - |
| dc.type.docType | Article in press | - |
| dc.description.isOpenAccess | Y | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Chemistry | - |
| dc.relation.journalResearchArea | Science & Technology - Other Topics | - |
| dc.relation.journalResearchArea | Materials Science | - |
| dc.relation.journalWebOfScienceCategory | Chemistry, Physical | - |
| dc.relation.journalWebOfScienceCategory | Nanoscience & Nanotechnology | - |
| dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
| dc.subject.keywordPlus | THIN-FILM TRANSISTORS | - |
| dc.subject.keywordPlus | SI FILMS | - |
| dc.subject.keywordPlus | OXIDE | - |
| dc.subject.keywordPlus | MOBILITY | - |
| dc.subject.keywordPlus | PERFORMANCE | - |
| dc.subject.keywordPlus | THRESHOLD | - |
| dc.subject.keywordPlus | ELECTRON | - |
| dc.subject.keywordAuthor | 3D NAND flash memories | - |
| dc.subject.keywordAuthor | atomic layer deposition | - |
| dc.subject.keywordAuthor | crystallinity | - |
| dc.subject.keywordAuthor | gate-induced drain leakage erase operation | - |
| dc.subject.keywordAuthor | hybrid channel (poly-Si/In–Ga–O) | - |
| dc.identifier.url | https://onlinelibrary.wiley.com/doi/10.1002/sstr.202400495 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
