UIBF decoding to lower the error floors of high-rate systematic LDPC codes
- Authors
- Lim, Jinsoo; Shin, Dongjoon
- Issue Date
- Feb-2017
- Publisher
- INST ENGINEERING TECHNOLOGY-IET
- Keywords
- parity check codes; iterative decoding; UIBF decoding; error floors; high-rate systematic LDPC codes; unreliability based information bit flipping; cyclic redundancy check; decoded codeword; sum product decoding; SP decoding; IEEE 802; 16e standard; SP decoding scheme
- Citation
- ELECTRONICS LETTERS, v.53, no.4, pp.247 - 249
- Indexed
- SCIE
SCOPUS
- Journal Title
- ELECTRONICS LETTERS
- Volume
- 53
- Number
- 4
- Start Page
- 247
- End Page
- 249
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/2779
- DOI
- 10.1049/el.2016.2827
- ISSN
- 0013-5194
- Abstract
- An unreliability-based information bit flipping (UIBF) decoding using cyclic redundancy check is proposed to lower the error floors of high-rate systematic low-density parity-check (LDPC) codes. Unsuccessfully decoded codeword is redecoded by the UIBF decoding with very low complexity at the end of every iteration of the sum-product (SP) decoding. The proposed scheme is applied to LDPC codes of the IEEE 802.16e standard. Simulation results show that the proposed scheme effectively lowers the error floors of systematic LDPC codes with smaller number of iterations compared with the conventional SP decoding scheme, which leads to the reduced power consumption and increased data throughput.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/2779)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.