Design and Automatic Generation of High-Speed Circuits for Wireline Communications
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Han, Jae duk | - |
dc.contributor.author | Chang, Eric | - |
dc.contributor.author | Alon, Elad | - |
dc.date.accessioned | 2021-07-30T05:22:55Z | - |
dc.date.available | 2021-07-30T05:22:55Z | - |
dc.date.created | 2021-05-13 | - |
dc.date.issued | 2019-10 | - |
dc.identifier.issn | 2163-9612 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/4513 | - |
dc.description.abstract | This paper introduces key techniques to implement high-speed wireline transceivers presented in [1]-[3]. The frontend equalizers operate at high frequencies by employing energy-efficient current integration and resonant clocking techniques. The baud-rate clock-And-data-recovery (CDR) is implemented to reduce the number of samplers and clock phases for the CDR operation. In addition to the design techniques, the generator-based design methodology [4] [5] is utilized to extremely optimize the sizing parameters of critical circuits by automatically generating their layouts and capturing the layout dependent effects. Two representative design examples that used the proposed techniques achieved 60 Gb/s and 15 Gb/s respectively, which demonstrate their effectiveness to achieve such high data-rates with excellent energy efficiencies. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | Design and Automatic Generation of High-Speed Circuits for Wireline Communications | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Han, Jae duk | - |
dc.identifier.doi | 10.1109/ISOCC47750.2019.9027683 | - |
dc.identifier.scopusid | 2-s2.0-85082990485 | - |
dc.identifier.bibliographicCitation | Proceedings - 2019 International SoC Design Conference, ISOCC 2019, pp.40 - 41 | - |
dc.relation.isPartOf | Proceedings - 2019 International SoC Design Conference, ISOCC 2019 | - |
dc.citation.title | Proceedings - 2019 International SoC Design Conference, ISOCC 2019 | - |
dc.citation.startPage | 40 | - |
dc.citation.endPage | 41 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordPlus | Clock and data recovery circuits (CDR circuits) | - |
dc.subject.keywordPlus | Clocks | - |
dc.subject.keywordPlus | Energy efficiency | - |
dc.subject.keywordPlus | Equalizers | - |
dc.subject.keywordPlus | Programmable logic controllers | - |
dc.subject.keywordPlus | Timing circuits | - |
dc.subject.keywordPlus | Transceivers | - |
dc.subject.keywordPlus | Automatic circuits | - |
dc.subject.keywordPlus | Clock and data recovery | - |
dc.subject.keywordPlus | equalization | - |
dc.subject.keywordPlus | Resonant clocking | - |
dc.subject.keywordPlus | Wireline | - |
dc.subject.keywordPlus | Design | - |
dc.subject.keywordAuthor | automatic circuit generation | - |
dc.subject.keywordAuthor | clock and data recovery | - |
dc.subject.keywordAuthor | current integration | - |
dc.subject.keywordAuthor | equalization | - |
dc.subject.keywordAuthor | resonant clocking | - |
dc.subject.keywordAuthor | wireline transceivers | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/9027683 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.