Design and Automatic Generation of High-Speed Circuits for Wireline Communications
- Authors
- Han, Jae duk; Chang, Eric; Alon, Elad
- Issue Date
- Oct-2019
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Keywords
- automatic circuit generation; clock and data recovery; current integration; equalization; resonant clocking; wireline transceivers
- Citation
- Proceedings - 2019 International SoC Design Conference, ISOCC 2019, pp.40 - 41
- Indexed
- SCOPUS
- Journal Title
- Proceedings - 2019 International SoC Design Conference, ISOCC 2019
- Start Page
- 40
- End Page
- 41
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/4513
- DOI
- 10.1109/ISOCC47750.2019.9027683
- ISSN
- 2163-9612
- Abstract
- This paper introduces key techniques to implement high-speed wireline transceivers presented in [1]-[3]. The frontend equalizers operate at high frequencies by employing energy-efficient current integration and resonant clocking techniques. The baud-rate clock-And-data-recovery (CDR) is implemented to reduce the number of samplers and clock phases for the CDR operation. In addition to the design techniques, the generator-based design methodology [4] [5] is utilized to extremely optimize the sizing parameters of critical circuits by automatically generating their layouts and capturing the layout dependent effects. Two representative design examples that used the proposed techniques achieved 60 Gb/s and 15 Gb/s respectively, which demonstrate their effectiveness to achieve such high data-rates with excellent energy efficiencies.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/4513)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.