A 0.8-3.4 GHz process variation insensitive duty-cycle corrector for high-speed memory I/O links
- Authors
- Hwang, Heejae; Kim, Jongsun
- Issue Date
- 10-Oct-2019
- Publisher
- IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG
- Keywords
- duty-cycle corrector; memory interface; LPDDR5; DRAM
- Citation
- IEICE ELECTRONICS EXPRESS, v.16, no.19
- Journal Title
- IEICE ELECTRONICS EXPRESS
- Volume
- 16
- Number
- 19
- URI
- https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/1068
- DOI
- 10.1587/elex.16.20190505
- ISSN
- 1349-2543
- Abstract
- This Letter presents a 0.8-3.4 GHz process variation insensitive full-swing duty-cycle corrector (DCC) for high-speed memory I/O links. The proposed DCC utilizes a new full-swing duty cycle adjuster (DCA) that can provide a full-swing output clock of 50% duty-cycle without using a small-swing to full-swing level shifter. The proposed full-swing DCA is based on a new pseudo-differential feedback delay element (PFDE) and fundamentally eliminates the problem of increased duty-cycle errors due to the use of a level shifter that is vulnerable to process corner variation. The proposed DCC is implemented in a 40-nm CMOS process and achieves an operating frequency range of 0.8-3.4 GHz. The duty-cycle correction range is +/- 15% at 3.4 GHz. The DCC dissipates 2.8 mW from a 1.0 V supply at 3.4 GHz and occupies an active area of only 0.0054 mm(2).
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electronic & Electrical Engineering > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/1068)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.