A 7-GHz Fast-Lock 2-Step TDC-based All-Digital DLL for Post-DDR4 SDRAMs
- Authors
- Park, Dongjun; D.; Kim, Jongsun; J.
- Issue Date
- 2018
- Publisher
- IEEE
- Keywords
- DLL; SDRAM; DDR; DDR3; DDR4
- Citation
- Proceedings - IEEE International Symposium on Circuits and Systems, v.2018-May
- Journal Title
- Proceedings - IEEE International Symposium on Circuits and Systems
- Volume
- 2018-May
- URI
- https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/13037
- DOI
- 10.1109/ISCAS.2018.8351396
- ISSN
- 0271-4302
- Abstract
- A new high-speed, low-power, and fast-lock alldigital delay-locked loop (DLL) for high-speed next-generation memory interface is presented. The proposed all-digital DLL utilizes a new 2-step time-to-digital converter (TDC) scheme which results in a fast-locking time of only 6 clock cycles, regardless of the long replica clock buffer (RCB) delay located in the feedback path of the DLL. The proposed DLL is designed in a 65 nm CMOS process, and it achieves a wide operating frequency range of 1.65-7.0 GHz without any harmonic lock problems. The proposed DLL dissipates 7.1 mW of power from a 1.0 V supply, achieves an effective peak-to-peak jitter of 4.55 ps at 7 GHz, and occupies an area of 0.02 mm(2).
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electronic & Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.