Optimum source/drain overlap design for 16 nm high-k/metal gate MOSFETs

Abstract

We explore a source/drain (S/D) design for a 16 nm MOSFET utilizing a replacement process for a high-k gate dielectric and metal gate electrode integration. Using TCAD simulation, a trade-off study between series resistance and overlap capacitance is carried out for a high-k dielectric surrounding gate structure, which results from the replacement process. An optimum S/D overlap to gate for the high-k surrounding gate structure is found to be different from the conventional gate structure, i.e. 0 similar to 1 nm underlap is preferred for the surround high-k gate structure while 1 similar to 2 nm overlap for the conventional gate one.