AC modeling of the ggNMOS ESD protection device
- Authors
- Choi, JY
- Issue Date
- Oct-2005
- Publisher
- ELECTRONICS TELECOMMUNICATIONS RESEARCH INST
- Keywords
- ESD; AC modeling; equivalent circuit; ggNMOS; LNA
- Citation
- ETRI JOURNAL, v.27, no.5, pp.628 - 634
- Journal Title
- ETRI JOURNAL
- Volume
- 27
- Number
- 5
- Start Page
- 628
- End Page
- 634
- URI
- https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/25150
- DOI
- 10.4218/etrij.05.0104.0196
- ISSN
- 1225-6463
- Abstract
- From AC analysis results utilizing a 2-dimensional device simulator, we extracted an AC-equivalent circuit of a grounded-gate NMOS (ggNMOS) electrostatic discharge (ESD) protection device. The extracted equivalent circuit is utilized to analyze the effects of the parasitics in a ggNMOS protection device on the characteristics of a low noise amplifier (LNA). We have shown that the effects of the parasitics can appear exaggerated for an impedance matching aspect and that the noise contribution of the parasitic resistances cannot be counted if the ggNMOS protection device is modeled by a single capacitor, as in prior publications. We have confirmed that the major changes in the characteristics of an LNA when connecting an NMOS protection device at the input are reduction of the power gain and degradation of the noise performance. We have also shown that the performance degradation worsens as the substrate resistance is reduced, which could not be detected if a single capacitor model is used.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Science and Technology > Department of Electronic and Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.