Synthesis and optimization of combinational interface circuits
- Authors
- Chung, KS; Gupta, RK; Kim, T; Liu, CL
- Issue Date
- Jul-2002
- Publisher
- KLUWER ACADEMIC PUBL
- Keywords
- interface synthesis; logic circuit; embedded systems
- Citation
- JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, v.31, no.3, pp.243 - 261
- Journal Title
- JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY
- Volume
- 31
- Number
- 3
- Start Page
- 243
- End Page
- 261
- URI
- https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/26817
- DOI
- 10.1023/A:1015413306258
- ISSN
- 0922-5773
- Abstract
- We describe an algorithm for interface synthesis and optimization for embedded system components such as microprocessors, memory ASIC, and network subsystems. The algorithm accepts the timing characteristics of two chips as input, and generates a combinational interface circuitry to implement communication between them. The algorithm consists of two parts. In the first part, we determine the direct pin-to-pin connections employing a 0-1 ILP formulation to minimize wiring area and dynamic power consumption in the resulting interface circuit. In the second part, we use a novel encoding method to synthesize connections between chips which require additional gates in the interface circuit. Experiments show that our algorithm is very effective in practice.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > Computer Engineering Major > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/26817)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.