Low Power Gate Diffusion Input Full Adder using Floating Body
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, G. | - |
dc.contributor.author | Kim, Y. | - |
dc.date.accessioned | 2022-05-23T05:48:29Z | - |
dc.date.available | 2022-05-23T05:48:29Z | - |
dc.date.created | 2022-05-23 | - |
dc.date.issued | 2021 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/27837 | - |
dc.description.abstract | Conventionally, a large number of transistors are required to make a 1-bit full adder. However, this affects the circuit's power consumption and delay and increases the overall area, which is a critical problem for modern high-level integration technology. Therefore, a 1-bit full adder based on Gate Diffusion Input (GDI) cell was proposed as an alternative method. It has less power consumption, faster speed, and a smaller area. In this paper, we propose a 1-bit full adder using floating body at the GDI cell. Simulations show that the proposed circuit decreases the average power consumption maintaining high performance and stability. It can also provide robust operation because of its high reliability on VDD and temperature variation. © 2021 IEEE. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | Low Power Gate Diffusion Input Full Adder using Floating Body | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Y. | - |
dc.identifier.doi | 10.1109/ISOCC53507.2021.9613966 | - |
dc.identifier.scopusid | 2-s2.0-85123378545 | - |
dc.identifier.wosid | 000861550500143 | - |
dc.identifier.bibliographicCitation | Proceedings - International SoC Design Conference 2021, ISOCC 2021, pp.337 - 338 | - |
dc.relation.isPartOf | Proceedings - International SoC Design Conference 2021, ISOCC 2021 | - |
dc.citation.title | Proceedings - International SoC Design Conference 2021, ISOCC 2021 | - |
dc.citation.startPage | 337 | - |
dc.citation.endPage | 338 | - |
dc.type.rims | ART | - |
dc.type.docType | Proceedings Paper | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | 1-bit full adder | - |
dc.subject.keywordAuthor | Floating Body | - |
dc.subject.keywordAuthor | Gate Diffusion Input | - |
dc.subject.keywordAuthor | Low power | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.