A fault-tolerant architecture for symmetric block ciphers
- Authors
- Joo, MK; Kim, JH; Choi, YH
- Issue Date
- 2002
- Publisher
- IEEE COMPUTER SOC
- Citation
- PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), pp.212 - 217
- Journal Title
- PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02)
- Start Page
- 212
- End Page
- 217
- URI
- https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/28006
- DOI
- 10.1109/ATS.2002.1181713
- Abstract
- Secure transmission over wireline/wireless networks requires encryption of data and control information. For high-speed data transmission, it would be desirable to implement the encryption algorithms in hardware. Faults in the hardware, however, may cause interruption of service and side-channel attacks. This paper presents a simple technique for achieving fault tolerance in pipelined implementation of symmetric block ciphers. It detects errors, locates the corresponding faults, and readily reconfigures during normal operation to isolate the identified faulty modules. Bypass links with some extra pipeline stages are used to achieve fault tolerance. The hardware overhead can be controlled by properly choosing the number of extra stages. Moreover, fault tolerance is achieved with negligible time overhead.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - Department of General Studies > Department of General Studies > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.