A MDLL-based Multi-Phase Clock Multiplier
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yoon, Junsub | - |
dc.contributor.author | Kim, Jongsun | - |
dc.date.accessioned | 2022-06-14T01:40:51Z | - |
dc.date.available | 2022-06-14T01:40:51Z | - |
dc.date.created | 2022-06-14 | - |
dc.date.issued | 2016 | - |
dc.identifier.issn | 2163-9612 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/28217 | - |
dc.description.abstract | A multiplying delay-locked loop (MDLL)-hased multiphase clock multiplier is presented. The proposed clock multiplier provides 8-phase output clocks and achieves a frequency range of 0.6-1.0 GHz with programmable fractional multiplication ratios of N/M, where N = 4, 5, 8, 10 and M = 1, 2, 3. The proposed clock multiplier is implemented in a 65 nm CMOS process and occupies an active area of 0.01 mm(2). It achieves an effective peak-to-peak jitter of 5 ps and dissipates 3.4 mW from a 1.0 V supply at 1 GHz. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE | - |
dc.subject | FREQUENCY-MULTIPLIER | - |
dc.subject | DLL | - |
dc.title | A MDLL-based Multi-Phase Clock Multiplier | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Jongsun | - |
dc.identifier.wosid | 000392251200119 | - |
dc.identifier.bibliographicCitation | 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), pp.247 - 248 | - |
dc.relation.isPartOf | 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | - |
dc.citation.title | 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | - |
dc.citation.startPage | 247 | - |
dc.citation.endPage | 248 | - |
dc.type.rims | ART | - |
dc.type.docType | Proceedings Paper | - |
dc.description.journalClass | 3 | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | FREQUENCY-MULTIPLIER | - |
dc.subject.keywordPlus | DLL | - |
dc.subject.keywordAuthor | clock multiplier | - |
dc.subject.keywordAuthor | clock generator | - |
dc.subject.keywordAuthor | MDLL | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.