Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Automated Reverse Engineering Tools for FPGA Bitstream Extraction and Logic Estimation

Full metadata record
DC Field Value Language
dc.contributor.authorCho, M.-
dc.contributor.authorLee, D.-
dc.contributor.authorLee, S.-
dc.contributor.authorKim, Y.-
dc.contributor.authorLee, H.-M.-
dc.date.accessioned2023-02-28T01:43:08Z-
dc.date.available2023-02-28T01:43:08Z-
dc.date.created2023-02-28-
dc.date.issued2022-01-01-
dc.identifier.issn0000-0000-
dc.identifier.urihttps://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/30878-
dc.description.abstractField-programmable gate arrays (FPGAs) are considered to be a suitable platform for various electronics thanks to high performance and reconfigurable structure, but security concerns for FPGAs should be addressed. Non-invasive attacks on FPGAs may extract configuration files, i.e. bitstream, which is stored in external non-volatile memory, to estimate data or modify it to inject malicious codes. To identify the weakness and provide solutions, researches on FPGA reverse engineering have been conducted. This paper proposes an automated tool for FPGA reverse engineering, targeting Xilinx FPGAs. The tool can extract bitstream from the external memory, identify the device type, and reconstruct the logic programmed in the FPGA based on bitstream analysis. © 2022 IEEE.-
dc.language영어-
dc.language.isoen-
dc.publisherInstitute of Electrical and Electronics Engineers Inc.-
dc.titleAutomated Reverse Engineering Tools for FPGA Bitstream Extraction and Logic Estimation-
dc.typeArticle-
dc.contributor.affiliatedAuthorKim, Y.-
dc.identifier.doi10.1109/ISOCC56007.2022.10031326-
dc.identifier.scopusid2-s2.0-85148412925-
dc.identifier.wosid000971297000157-
dc.identifier.bibliographicCitationProceedings - International SoC Design Conference 2022, ISOCC 2022, pp.328 - 329-
dc.relation.isPartOfProceedings - International SoC Design Conference 2022, ISOCC 2022-
dc.citation.titleProceedings - International SoC Design Conference 2022, ISOCC 2022-
dc.citation.startPage328-
dc.citation.endPage329-
dc.type.rimsART-
dc.type.docTypeProceedings Paper-
dc.description.journalClass1-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaComputer Science-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalWebOfScienceCategoryComputer Science, Hardware & Architecture-
dc.relation.journalWebOfScienceCategoryComputer Science, Theory & Methods-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.subject.keywordAuthorFPGA-
dc.subject.keywordAuthornon-invasive attack-
dc.subject.keywordAuthorreverse engineering-
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Engineering > School of Electronic & Electrical Engineering > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Kim, Young min photo

Kim, Young min
Engineering (Electronic & Electrical Engineering)
Read more

Altmetrics

Total Views & Downloads

BROWSE