Automated Reverse Engineering Tools for FPGA Bitstream Extraction and Logic Estimation
- Authors
- Cho, M.; Lee, D.; Lee, S.; Kim, Y.; Lee, H.-M.
- Issue Date
- 1-Jan-2022
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Keywords
- FPGA; non-invasive attack; reverse engineering
- Citation
- Proceedings - International SoC Design Conference 2022, ISOCC 2022, pp.328 - 329
- Journal Title
- Proceedings - International SoC Design Conference 2022, ISOCC 2022
- Start Page
- 328
- End Page
- 329
- URI
- https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/30878
- DOI
- 10.1109/ISOCC56007.2022.10031326
- ISSN
- 0000-0000
- Abstract
- Field-programmable gate arrays (FPGAs) are considered to be a suitable platform for various electronics thanks to high performance and reconfigurable structure, but security concerns for FPGAs should be addressed. Non-invasive attacks on FPGAs may extract configuration files, i.e. bitstream, which is stored in external non-volatile memory, to estimate data or modify it to inject malicious codes. To identify the weakness and provide solutions, researches on FPGA reverse engineering have been conducted. This paper proposes an automated tool for FPGA reverse engineering, targeting Xilinx FPGAs. The tool can extract bitstream from the external memory, identify the device type, and reconstruct the logic programmed in the FPGA based on bitstream analysis. © 2022 IEEE.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electronic & Electrical Engineering > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/30878)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.