Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Data extraction from flash memory and reverse engineering using Xilinx 7 series FPGA boards

Authors
Lee, D.Lee, S.Cho, M.Lee, H.-M.Kim, Y.
Issue Date
1-Jan-2022
Publisher
Institute of Electrical and Electronics Engineers Inc.
Keywords
bitstream; flash memory; FPGA; logic analyzer; Reverse Engineering
Citation
Proceedings - International SoC Design Conference 2022, ISOCC 2022, pp.330 - 331
Journal Title
Proceedings - International SoC Design Conference 2022, ISOCC 2022
Start Page
330
End Page
331
URI
https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/30880
DOI
10.1109/ISOCC56007.2022.10031296
ISSN
0000-0000
Abstract
In this paper, we introduce a general methodology of reverse engineering for Xilinx FPGA devices using flash memory for programming. Based on the structural analysis of the flash memory used for the most recent 7-Series FPGA, data extraction for reverse engineering is carried out targeting the flash memory with the help of a logic analyzer. The accuracy of the extracted bitstream is finally verified using the in-house reverse engineering tool. © 2022 IEEE.
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Engineering > School of Electronic & Electrical Engineering > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Kim, Young min photo

Kim, Young min
Engineering (Electronic & Electrical Engineering)
Read more

Altmetrics

Total Views & Downloads

BROWSE