An All-digital Delay-locked Loop using a Lock-in Pre-search Algorithm for High-speed DRAMs
- Authors
- Kim, Jongsun
- Issue Date
- Dec-2017
- Publisher
- IEEK PUBLICATION CENTER
- Keywords
- Delay locked loop; DLL; DRAM; digital DLL; DDR3; DDR4; SDRAM
- Citation
- JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.17, no.6, pp.825 - 831
- Journal Title
- JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
- Volume
- 17
- Number
- 6
- Start Page
- 825
- End Page
- 831
- URI
- https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/4940
- DOI
- 10.5573/JSTS.2017.17.6.825
- ISSN
- 1598-1657
- Abstract
- A new harmonic-free, fast-locking, all-digital delay-locked loop (DLL) that uses a lock-in pre-search (LPS) algorithm is presented for DDR3 and DDR4 SDRAMs. By adopting a new LPS algorithm that changes the propagation delay of the course delay line (CDL) with five delay steps, the DLL is able to find the approximate locking point before the normal operation. The DLL then performs a binary search and a sequential search to achieve fast locking without the harmonic lock problem. Fabricated in a 0.13-mm CMOS process, the simple digital DLL architecture achieves a wide frequency range of 0.15-to-2.2 GHz and a measured peak-to-peak clock jitter of 7 ps at 2.2 GHz. It achieves a maximum locking time of 52 clock cycles, consumes 3.1 mW at 1 GHz from a 1.2 V supply, and occupies an active area of 0.046 mm(2).
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electronic & Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.