Threshold voltage and subthreshold slope of multiple-gate SOI MOSFETs
- Authors
- Colinge, JP; Park, JW; Xiong, W
- Issue Date
- Aug-2003
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- insulated gate FETs; MOS devices; semiconductor device modeling; SOI technology
- Citation
- IEEE ELECTRON DEVICE LETTERS, v.24, no.8, pp.515 - 517
- Journal Title
- IEEE ELECTRON DEVICE LETTERS
- Volume
- 24
- Number
- 8
- Start Page
- 515
- End Page
- 517
- URI
- https://scholarworks.bwise.kr/kumoh/handle/2020.sw.kumoh/3475
- DOI
- 10.1109/LED.2003.815153
- ISSN
- 0741-3106
- Abstract
- The subthreshold swing and threshold voltage characteristics of multiple-gate SOI transistors have been numerically simulated. These devices behave like cylindrical, surrounding gate devices, with the exception of the corner inversion effect. The corner inversion effect is, however, shown to be negligible if the devices are fully depleted devices or if the gate insulator thickness is small enough.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - School of Electronic Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.