램프 입력에 대한 RC-class 연결선의 지연시간 예측을 위한 해석적 연구An Analytic Study on Estimating Delay Time in RC-class Interconnects Under Saturated Ramp Inputs
- Other Titles
- An Analytic Study on Estimating Delay Time in RC-class Interconnects Under Saturated Ramp Inputs
- Authors
- 김기영; 김승용; 김석윤
- Issue Date
- Apr-2004
- Publisher
- 대한전기학회
- Keywords
- Interconnects; delay metric; timing; ramp; fast analysis; Interconnects; delay metric; timing; ramp; fast analysis
- Citation
- 전기학회논문지 C권, v.53, no.4(C), pp.200 - 207
- Journal Title
- 전기학회논문지 C권
- Volume
- 53
- Number
- 4(C)
- Start Page
- 200
- End Page
- 207
- URI
- http://scholarworks.bwise.kr/ssu/handle/2018.sw.ssu/20389
- ISSN
- 1229-246X
- Abstract
- This paper presents a simple and fast delay metric RC-class interconnects under saturated ramp inputs. The RC delay metric under saturated ramp inputs, called FDM(Fast Delay Metric), can estimate delay times at an arbitrary node using a simple closed-form expression and is extended from delay metric under step input easily. As compared with similar techniques proposed in previous researches, it is shown that the FDM technique involves much lower computational complexity for a similar accuracy. As the number of circuit nodes increases, there will be a significant difference in estimation times of RC delay between the previous techniques based on two circuit moments and the FDM which do not depend on circuit moments.
- Files in This Item
-
Go to Link
- Appears in
Collections - College of Information Technology > School of Computer Science and Engineering > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/ssu/handle/2018.sw.ssu/20389)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.