Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

Abstract

In this paper, a watt-level 2.4-GHz RFCMOS linear power amplifier (PA) with pre-distortion method usingvariable capacitance with respect to input power is demonstrated. The proposed structure is composed of a powerdetector and a MOS capacitor to improve the linearity of the PA. The pre-distortion based linearizer is embeddedin the two-stage PA to compensate for the gain compression in the amplifier stages, it also improves the outputP1dB by approximately 1 dB. The simulation results demonstrate a 1-dB gain compression power of 30.81 dBmat 2.4-GHz, and PAE is 29.24 % at the output P1dB point.