An Automated Design Methodology for Ring Voltage-Controlled Oscillators in Nanometer CMOS Technologiesopen access
- Authors
- Lee, Dongjun; Park, Gijin; Han, Jaeduk; Choo, Min-Seong
- Issue Date
- Jan-2023
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- Layout; Ring oscillators; Phase noise; Latches; Design methodology; Clocks; CMOS technology; FinFETs; design automation; layout generation; CMOS; FinFET; frequency control; phase noise
- Citation
- IEEE Access, v.11, pp 7530 - 7539
- Pages
- 10
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE Access
- Volume
- 11
- Start Page
- 7530
- End Page
- 7539
- URI
- https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/111607
- DOI
- 10.1109/ACCESS.2022.3232960
- ISSN
- 2169-3536
- Abstract
- This paper presents a design automation methodology for ring voltage-controlled oscillators (RVCOs) with their realistic and physical characteristics captured. With multiple sets of input constraints such as target frequency, phase noise, and control voltage range, the proposed algorithm automatically finds the design candidates that satisfy the target constraints, by running iterative post-layout simulations with auto-generated layouts and testbenches. The number of post-layout simulations is significantly reduced by the backtracking algorithm that observes the simulation results and determines the search direction. The proposed algorithm is applied to generate RVCOs in 40-nm planar and 7-nm FinFET technologies for DDR5 applications, and it turns out the proposed methodology produces sets of design parameters that meet the target specification in multiple technologies.
- Files in This Item
-
- Appears in
Collections - COLLEGE OF ENGINEERING SCIENCES > SCHOOL OF ELECTRICAL ENGINEERING > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.