Valve-Side Single-Phase-to-Ground Fault Clearance in Bipolar Hybrid-MMC HVDC Systems Utilizing Thyristor Commutation Branches and Mechanical Interrupteropen access
- Authors
- Usman, Muhammad; Kwon, Il; Lee, Bang-Wook
- Issue Date
- Sep-2025
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Keywords
- converter valve-side faults; Hybrid-MMC; MMC-HVDC bipolar systems; passive oscillation DC CB; PSCAD/EMTDC program
- Citation
- IEEE Access
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE Access
- URI
- https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/126609
- DOI
- 10.1109/ACCESS.2025.3612191
- ISSN
- 2169-3536
- Abstract
- The Hybrid Modular Multilevel Converter (HMMC) topology—comprising full-bridge (FB) and half-bridge (HB) submodules—is effective for DC fault clearance in HVDC systems. However, to prevent overvoltage in lower-arm full-bridge submodules (FBSMs) during valve-side single-phase-to-ground (SPG) fault mitigation—an uncommon yet critical internal fault in bipolar HVDC systems—the proportion of FBSMs used must account for approximately 86.6% of the arm voltage, compared to 43.3% for DC-side fault blocking. This diminishes the economic advantage of HMMC over fully full-bridge MMC topology. This paper proposes an HMMC SPG fault mitigation method using thyristor-based current commutation branches on the lower arms and a ground-side mechanical interrupter, while maintaining the minimum number of FBSMs required for conventional DC fault clearance. The method mitigates SPG-resultant lower-arm overvoltage by commutating current into the thyristor branches, after which the mechanical interrupter clear lower arms current, and subsequently thyristor branches are turned-off to clear the SPG-valve side fault. Additionally, the pole current is cleared using a mechanical breaker or passive oscillation DC circuit breaker (CB), effectively suppressing upper-arm submodule (SM) overvoltage under SPG valve-side fault in both short- and long-distance HMMC bipolar links. Although additional equipment is required, it incurs no on-state losses during steady-state operation. The proposed method is compared with existing SPG fault clearance approaches for HMMC bipolar systems. Its effectiveness is validated through PSCAD/EMTDC simulations and benchmarked against prior SPG fault clearance methods for HMMC systems.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - COLLEGE OF ENGINEERING SCIENCES > SCHOOL OF ELECTRICAL ENGINEERING > 1. Journal Articles

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.