On-Chip Support for NoC-Based SoC Debugging
- Authors
- Yi, Hyunbean; Park, Sungju; Kundu, Sandip
- Issue Date
- Jul-2010
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- Design-for-debug (DfD); design-for-testability (DfT); digital system testing; network-on-chip (NoC); system-on-chip (SoC)
- Citation
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.57, no.7, pp.1608 - 1617
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Volume
- 57
- Number
- 7
- Start Page
- 1608
- End Page
- 1617
- URI
- https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/39680
- DOI
- 10.1109/TCSI.2009.2034887
- ISSN
- 1549-8328
- Abstract
- This paper presents a design-for-debug (DfD) technique for network-on-chip (NoC)-based system-on-chips (SoCs). We present a test wrapper and, a test and debug interface unit. They enable data transfer between a tester/debugger and a core-under-test (CUT) or -debug (CUD) through the available NoC to facilitate test and debug. We also present a novel core debug supporting logic to enable transaction-and scan-based debug operations. The basic operations supported by our scheme include event processing, stop/run/single-step and selective storage of debug information such as current state, time, and debug event indication. This allows internal visibility and control into core operations. Experimental results show that single and multiple stepping through transactions are feasible with moderately low area overhead.
- Files in This Item
-
Go to Link
- Appears in
Collections - COLLEGE OF COMPUTING > SCHOOL OF COMPUTER SCIENCE > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/39680)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.