Sputter-grown GeTe/Sb2Te3 superlattice interfacial phase change memory for low power and multi-level-cell operationopen access
- Authors
- Jin, Soo-Min; Kang, Shin-Young; Kim, Hea-Jee; Lee, Ju-Young; Nam, In-Ho; Shim, Tae-Hun; Song, Yun-Heub; Park, Jea-Gun
- Issue Date
- Jan-2022
- Publisher
- Institute of Electrical Engineers
- Citation
- Electronics Letters, v.58, no.1, pp 38 - 40
- Pages
- 3
- Indexed
- SCIE
SCOPUS
- Journal Title
- Electronics Letters
- Volume
- 58
- Number
- 1
- Start Page
- 38
- End Page
- 40
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/139927
- DOI
- 10.1049/ell2.12337
- ISSN
- 0013-5194
1350-911X
- Abstract
- The multi-level feature of GeTe/Sb2Te3 interfacial phase change memory was achieved by applying a designed voltage-based pulse. It stably demonstrated five multi-level states without interference for 90 cycles by varying the pulse width. GeTe/Sb2Te3 interfacial phase change memory demonstrated retention time of > 1.0 x 10(3) s, presenting the significantly low drift coefficient (nu) of < 0.009, indicating no resistivity drift due to the structure relaxation of glass. In addition, the reset energy consumption of GeTe/Sb2Te3 interfacial phase change memory was reduced by more than 85% compared to conventional Ge2Sb2Te5 phase change memory at each bottom electrode contact size. Multi-level-cell operation mechanism and gradual increase in conductance value of GeTe/Sb2Te3 interfacial phase change memory was explained by a partial resistance transition model where phase transition occurred partially in all layers. The result of the GeTe/Sb2Te3 interfacial phase change memory performance is expected to bring great advantages to the next-generation storage class memory industry that requires low energy and high density.
- Files in This Item
-
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.