Iterative Pseudo-Soft-Reliability-based Majority-Logic Decoding for NAND Flash Memoryopen access
- Authors
- Park, KB; Chung, K
- Issue Date
- May-2021
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Keywords
- Complexity theory; Decoding; Error analysis; Error correction codes; Hamming distance; Hamming distance; Hard decision; Iterative decoding; Iterative hard-reliability-based majority-logic decoding algorithm; NAND flash memory; Nonbinary low-density parity-check codes; Prediction algorithms; Reliability
- Citation
- IEEE Access, v.9, pp.74531 - 74538
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE Access
- Volume
- 9
- Start Page
- 74531
- End Page
- 74538
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/141929
- DOI
- 10.1109/ACCESS.2021.3079939
- ISSN
- 2169-3536
- Abstract
- This paper proposes a decoding algorithm for nonbinary low-density parity-check (NB-LDPC) codes, aiming to improve the error rate performance for NAND flash memory. Several NB-LDPC decoding methods for NAND flash memory have been studied. Some approaches rely on hard decisions, and these are relatively simple but do not have a good error rate performance. Others are based on soft decisions that require multiple reads for each flash memory cell, leading to significant memory throughput degradation. To improve the error rate performance without suffering performance degradation owing to multiple reads, an iterative pseudo-soft-reliability-based decoding algorithm is proposed. Using Galois field addition to calculate the Hamming distance at the initialization, the proposed algorithm not only improves the error rate performance but also reduces the average number of iterations compared with those of conventional hard-decision-based decoding algorithms. CCBY
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.