A test method for power management of SoC-based microprocessors
- Authors
- You, Daecheol; Hwang, Young-Si; Ahn, Youngho; Chung, Ki-Seok
- Issue Date
- Dec-2011
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Keywords
- Microprocessor; Power gating; Power management test; SoC; State retention
- Citation
- Proceedings - International Workshop on Microprocessor Test and Verification, pp.28 - 31
- Indexed
- SCOPUS
- Journal Title
- Proceedings - International Workshop on Microprocessor Test and Verification
- Start Page
- 28
- End Page
- 31
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/167022
- DOI
- 10.1109/MTV.2011.14
- ISSN
- 1550-4093
- Abstract
- Power management in system-on-chip (SoC) has become one of the most crucial techniques for mobile devices. Among many intellectual properties (IP) of SoC, a microprocessor, which is one of the major power consumers in the system, is a key component in SoC power management. Controlling idle states for microprocessors, which is typically implemented by combinations of clock gating and power gating, needs a testing method at operating system level after pre-silicon verification. When a microprocessor performs power state transitions, the microprocessor's architectural state and the contents of local cache memory are corrupted. It cannot handle service requests from other peripheral IPs as well. Therefore, it is important to ensure that the system operates correctly with its original execution state after power state transitions. This paper addresses a testing methodology for power state switching of microprocessor at system level.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/167022)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.