An efficient load balancing method for multi-core systems with asymmetric memory architectures
- Authors
- Kim, Byung-Jin; Hwang, Young-Si; Ahn, Young-Ho; Chung, Ki-Seok
- Issue Date
- Dec-2010
- Publisher
- IEEE
- Keywords
- Behavior pattern analysis; Load balancing; Multi-core; NUMA; Parallel
- Citation
- Proceedings - 2010 2nd IEEE International Conference on Network Infrastructure and Digital Content, IC-NIDC 2010, pp.944 - 947
- Indexed
- SCOPUS
- Journal Title
- Proceedings - 2010 2nd IEEE International Conference on Network Infrastructure and Digital Content, IC-NIDC 2010
- Start Page
- 944
- End Page
- 947
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/173322
- DOI
- 10.1109/ICNIDC.2010.5657935
- ISSN
- 0000-0000
- Abstract
- As the number of cores in a processor increases, asymmetrically distributed memory architecture is expected to become widely adopted. Running an application program in a distributed fashion on an asymmetric memory architecture effectively is a challenging task. In this paper, we propose a novel load balancing technique for multi-core systems with asymmetric memory architectures. The proposed method uses probabilistic information on the expected execution time of the child processes for each parent process. Also, to maximize the load balancing effect with low cost, the proposed method groups processes, and treats each group as a load balancing unit. The trade-off between load balancing effect of each load balancing unit and the cost is taken into account. To show the effectiveness of this paper, we present test cases in which the proposed method show better performance than that of existing load balancing methods.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/173322)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.