The Significance of an In Situ ALD Al2O3 Stacked Structure for p-Type SnO TFT Performance and Monolithic All-ALD-Channel CMOS Inverter Applicationsopen access
- Authors
- Kim, Hye-Mi; Choi, Su-Hwan; Lee, Han Uk; Cho, Sung Beom; Park, Jin-Seong
- Issue Date
- Apr-2023
- Publisher
- WILEY
- Keywords
- atomic layer deposition; complementary metal-oxide-semiconductor; p-type oxide semiconductor; thin-film transistor; tin monoxide
- Citation
- ADVANCED ELECTRONIC MATERIALS, v.9, no.4, pp.1 - 10
- Indexed
- SCIE
SCOPUS
- Journal Title
- ADVANCED ELECTRONIC MATERIALS
- Volume
- 9
- Number
- 4
- Start Page
- 1
- End Page
- 10
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/191052
- DOI
- 10.1002/aelm.202201202
- ISSN
- 2199-160X
- Abstract
- Tin monoxide (SnO) has been studied widely over the past several decades due to its promising theoretical p-type performance. However, limited fabrication processes due to the low thermal and air stability of SnO have resulted in poor performance in thin-film transistors (TFTs). Here, it is suggested that in situ atomic layer deposition (ALD) of an Al2O3 capping layer can improve the electrical performance in SnO TFTs. By adopting an in situ stacking process, which protects vulnerable SnO thin films from exposure to air and contamination, SnO exhibits enhanced crystallinity, electrical performance, and improved scaling limitation of channel thickness. Especially, in situ stacked Al2O3 on a 7 nm SnO TFT has an exceptionally low subthreshold swing (0.15 V decade(-1)), high on/off ratio (6.54 x 10(5)), and reasonable mobility (1.14 cm(2) V-1 s(-1)) while the bare SnO TFT is not activated. Computational thermodynamics such as chemical potential analysis, nucleation Gibbs free-energy calculations, and various analytical techniques are used to reveal the origin of highly crystallized SnO formations via in situ deposition of Al2O3. Finally, state-of-the-art all-ALD-channel complementary metal-oxide-semiconductor inverters using n-type indium gallium zinc oxide and p-type SnO TFTs are integrated, which exhibit a maximum voltage gain of 240 V V-1 and a noise margin of 89.3%.
- Files in This Item
-
- Appears in
Collections - 서울 공과대학 > 서울 신소재공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/191052)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.