Partial row address prefetch and auto-activate using precharge command for high density DRAM
- Authors
- Lee, M. -K.; Chung, Ki Seok
- Issue Date
- Jan-2019
- Publisher
- INST ENGINEERING TECHNOLOGY-IET
- Keywords
- system buses; storage management; DRAM chips; significant performance degradation; novel row; single-cycle row; extra address bus pins; high-density DRAM devices; target row address; unused address bus; precharge command; auto-activate operation; row addressing scheme; multicycle row addressing; memory bus; explicit activate command; high density DRAM; dynamic RAM; main memory; DRAM density increases; address bus width; DRAM device; high-speed DRAM interface; power consumption increase; multiple cycles
- Citation
- ELECTRONICS LETTERS, v.55, no.2, pp.76 - 78
- Indexed
- SCIE
SCOPUS
- Journal Title
- ELECTRONICS LETTERS
- Volume
- 55
- Number
- 2
- Start Page
- 76
- End Page
- 78
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/2645
- DOI
- 10.1049/el.2018.7108
- ISSN
- 0013-5194
- Abstract
- Dynamic RAM (DRAM) is mainly used as the main memory. As the DRAM density increases, the address bus width required for a DRAM device is also increased. However, in a high-speed DRAM interface, as the address bus becomes wider, not only the routing area and power consumption increase but also the timing margin to maintain signal integrity also decreases. Furthermore, without increasing the address bus pins, row addressing may need multiple cycles, which will lead to significant performance degradation. In this Letter, the authors propose a novel row addressing scheme to issue single-cycle row addressing without extra address bus pins for high-density DRAM devices. The proposed scheme prefetches a part of the target row address for the next activate command using unused address bus of a precharge command. The proposed scheme also enables an auto-activate operation which activates automatically after precharge without explicitly issuing an activate command. As a result, the proposed row addressing scheme reduces the performance degradation due to multi-cycle row addressing and the power consumption on the memory bus due to explicit activate command.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/2645)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.