A 0.8-3.5 GHz shared TDC-based fast-lock all-digital DLL with a built-in DCC
- Authors
- Kim, T.; Kim, Jongsun
- Issue Date
- May-2021
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Keywords
- DCC; DLL; Memory; SDRAM; TDC
- Citation
- Proceedings - IEEE International Symposium on Circuits and Systems, v.2021-May
- Journal Title
- Proceedings - IEEE International Symposium on Circuits and Systems
- Volume
- 2021-May
- URI
- https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/15862
- DOI
- 10.1109/ISCAS51556.2021.9401335
- ISSN
- 0271-4310
- Abstract
- A new time-to-digital converter (TDC)-based fast-lock all-digital delay-locked loop (DLL) with a built-in duty-cycle corrector (DCC) is presented. The proposed DLL utilizes a new shared TDC-based phase correction and duty-cycle correction scheme that results in a fast lock time of less than 22 clock cycles. Conventional DCC embedded DLLs usually have a limited operation frequency and slow lock time. However, in the proposed new architecture, since the DCC is built into the delay line of the DLL, it can operate at high speed of up to 3.5 GHz. Implemented in a 65-nm 1.0V CMOS process, the proposed DLL achieves a frequency range of 0.8-3.5 GHz, and the duty-cycle correction range is ±20% at 0.8 GHz. It achieves an effective p-p output clock jitter of 5.4 ps at 3.5 GHz, occupies an active area of 0.08 mm2, and the power consumption is 8.0 mW at 3.5 GHz. © 2021 IEEE
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electronic & Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.