A Programmable Delay-Locked Loop Based Clock Multiplier
- Authors
- Lee, Sungken; Park, Geontae; Kim, Hyungtak; Kim, Jongsun
- Issue Date
- 2012
- Publisher
- IEEE
- Citation
- 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), pp.128 - 130
- Journal Title
- 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC)
- Start Page
- 128
- End Page
- 130
- URI
- https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/29638
- ISSN
- 2163-9612
- Abstract
- This paper presents a programmable delay-locked loop (DLL) based clock multiplier that provides flexible integer clock multiplication for high-performance clocking applications. The proposed DLL-based clock multiplier removes harmonic lock and stuck problems, which allows changing of the input clock frequency and multiplication factor during operation without any external reset. The output frequency range is from 195 MHz to 1.0 GHz with a multiplication factor N = 4, 5, 8, 10, 16, and 20. The proposed clock multiplier, implemented in a 0.18-mu m 1.8-V CMOS process, occupies an active area of only 0.14 mm(2). This clock multiplier achieves a measured rms and peak-to-peak jitter of 7.11ps and 30.0ps at 1.0 GHz, respectively.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electronic & Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.