A 10-Bit Split-SAR ADC with Perturbation-based Background Digital Calibration
- Authors
- 김병호; 길명규
- Issue Date
- Jun-2023
- Publisher
- 대한전자공학회
- Citation
- 2023년 대한전자공학회 하계학술대회 논문집, pp 531 - 535
- Pages
- 5
- Indexed
- OTHER
- Journal Title
- 2023년 대한전자공학회 하계학술대회 논문집
- Start Page
- 531
- End Page
- 535
- URI
- https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/118801
- Abstract
- It is hard to resolve the nonlinearity issue caused by the mismatch of bridge capacitor for split successive-approximation-resistor (SAR) analog-to-digital converters (ADCs). Furthermore, the nonlinearity introduced by capacitor mismatch in the SAR ADCs affects more series problem on the ADC performance. This paper proposes a design method of a split SAR-ADC with a background calibration to overcome both nonlinearities caused by the mismatches of a bridge capacitor as well as a binary-weighted capacitors. In this work, the same input signal is converted twice with additional capacitor, based on the perturbation manner. Then, the errors are calculated and those are alleviated in digital processing. The behavioral simulation results with the proposed 10bit split SAR ADC showed the enhanced DNL and INL as 0.69LSB and 0.75LSB, respectively. The SNDR and SFDR are improved by 4.72dB and 6.3dB, respectively.
- Files in This Item
-
- Appears in
Collections - COLLEGE OF ENGINEERING SCIENCES > SCHOOL OF ELECTRICAL ENGINEERING > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.